


FIG. 3



The state of the s

in.


100

i ali

The state of the s

330


## MAPPING HARDWARD MODELS TO RECONFIGURABLE BOARDS



	F11	F12	F13	F14	F21	F22	F23	F24	F31	F32	F33	F34	F41_	F42	F43	F44
F11	1	1	1	1	1	0	0	0	1	0	0	0	1	0	0	0
F12	1	1	1	1	0	1	0	0	0	1	0	0	0	1	0	0
F13	1	1	1	1	0	0	1	0	0	0	1	0	0	0	1	0
F14	1	1	1	_1	0	0	0	1	0_	0	0	1	00	0	0_	1
F21	0	0	0	0	1	1	1	1	1	0	0	0	1	0	0	0
F22	1	1	0	0	1	1	1	1	0	1	0	0	0	1	0	0
F23	0	0	1	0	1	1	1	1	0	0	1	0	0	0	1	0
F24	0	0	0	1	1	11	1	1	0	0	0	1	0	0	0_	1
<b>. F</b> 31	0	0	0	0	1	0	0	0	1	1	1	1	1	0	0	0
F32	1	1	0	0	0	1	0	0	1	1	1	1	0	1	0	0
F33	0	0	1	0	0	0	1	0	1	1	1	1	0	0	1	0
F34	0	0_	0	1_	0	0	0	1_	1_	1_	1	1	0	0_	0	1
<b>2</b> F41	0	0	0	0	1	0	.0	0	1	0	0	0	1	1	1	1
F42	1	1	0	0	0	1	0	0	0	1	0	0	1	1	1	1
F43	0	0	1	0	0	0	1	0	0	0	1	0	1	1	1	1
F44	0	0	0	1	0	0	0	1	0	0	0	1	1	1	1	1

FIG. 7

#### **FPGA INTERCONNECTION**



the trail and that the there is no the term to the trail and the trail that that that that the

FIG. 9




FIG. 10




FIG. 11

## ADDRESS POINTER INITIALIZATION




FIG. 12




FIG. 13




FIG. 14





FIG. 15







FIG. 17






FIG. 18





FIG. 19



neres come come est ere estate present print present print present print present print beath health then the print print print present present print print present pre

t the state to

more seems creat seems of seems m is in which is in d' is in m" then seem then the the task





FIG. 21






FIG. 23

100 1 100 1






FIG. 25

```
module register (clock, resea
                                             input clock, d, reset;
                                             output q;
                                             reg q;
                                             always@(posedge clock or negedge reset)
                                                              if(Ateset)
                                                                              q = 0;
                                                             else
                                                                              q = d;
                                             endmodule
                                             module example;
                                                              wire d1, d2, d3;
                                                              wire q1, q2, q3;
                                                              reg sigin;
                                                              wire sigout;
                                                              reg clk, reset;
                                                              register reg1 (clk, reset, d1, q1);
                                                              register reg2 (clk, reset, d2, q2);
                                                              register reg3 (clk, reset, d3, q3);
                                                              assign d1 = sigin ^q3;
To the Holy British II The Man Man I The Man I
                                                              assign d2 = q1 ^q3;
                                                              assign d3 = q2 ^q3;
                                                              assign sigout = q3;
                                                              // a clock generator
1=2-
                                                              always
11,
                                                              begin
                                                                              clk = 0;
                                                                              #5;
                                                                              clk = 1;
                                                                              #5;
                                                              end
                                                              // a signal generator
 ijt.
                                                              always
begin
                                                                              #10;
                                                                              sigin = $random;
                                                              end
                                                              // initialization
                                                              initial
                                                              begin
                                                                              reset = 0;
                                                                              sigin = 0;
                                                                             #1;
                                                                              reset = 1;
                                                                              #5;
                                                                              $monitor($time, " %b, %b", sigin, sigout);
                                                                              #1000 $finish;
                                                            end
                                                            end module
```

### **CIRCUIT DIAGRAM**




FIG. 27

```
module register (clock, reset, d, q);
            input clock, d, reset;
            output q;
            reg q;
            always@(postedge clock or negedge reset)
                                                                Register Definition
               if(~reset)
                  q = 0
                                                                        900
               else
                  q = d;
            endmodule
            module example;
                                        wire interconnection info
               wire d1, d2, d3;
               ware q1, q2, q3;
                                               907
               reg sigin; ◄-
                                           Test-bench input -- 908
               wire sigout;
                                           Test-bench output -- 909
               reg clk, reset;
            S1 register reg 1 (clk, reset, d1, q1);
12
            S2 register reg 2 (clk, reset, d2, q2);
                                                      Register component
ij
            S3 register reg 3 (clk, reset, d3, q3);
                                                             901
1
1.5
            S4 assign d1 = sigin ^ q3;
S5 assign d2 = q1^3;
                                            Combinational component
            S6 assign d3 = q2 ^ q3;
4:
            S7 assign signout = q3;
                                                    902
// a clock generator
£
===
               always
               begin
S8
                                        Clock component
                  clk = 0;
100
                  #5;
903
                  clk = 1;
124
                  #5;
sè.
               end
              // a signal generator
               always
               begin
                                          Test-bench component (Driver)
    S9
                 #10;
                                                904
                  sigin = $random;
                                                                              FIG. 28
               end
              // initialization
              initial
               begin
                 reset = 0;
                                          Test-bench component (initialization)
                  sigin = 0;
                                                 905
                 #1;
                 reset = 1;
    S11
                 $monitor($time, "%b, %b", sigin, sigout);
    S12
                                                             Test-bench component (monitor)
                 #1000 $finish;
                                                                     906
              end module
```

### SIGNAL NETWORK ANALYSIS




FIG. 29

# SOFTWARE/HARDWARE PARTITION RESULT




FIG. 30

#### HARDWARE MODEL






FIG. 31

#### **PARTITION RESULT #1**



(IGNORE I/O AND CLOCK EDGE REGISTER)

### PARTITION RESULT #2



(IGNORE I/O AND CLOCK EDGE REGISTER)

### LOGIC PATCHING





FIG. 34







FIG. 35







FIG. 35

# I/O PIN OVERVIEW OF FPGA LOGIC DEVICE

FPGA: 10K130V, 10K250V with 599-pin PGA package




425 Interconnect I/O pins

45 Dedicated I/O pins:

GCLK, BUS[31..0], F\_RD, FDDATAXSFR, SHIFTVIN, SPASE[IF::DDIEN/AL, DEVE/DEREQ\_N, DEV\_CLRN

## FPGA INTERCONNECT BUSES



#### **BOARD CONNECTION - SIDE VIEW**




FIG. 38(A)




FIG. 38(B)

# SIX-BOARD CONFIGURATION DIRECT-NEIGHBOR AND ONE-HOP FPGA ARRAY – X TORUS, Y MESH




FIG. 39




FIG. 40(A)




FIG. 40(B)




FIG. 41(A)




FIG. 41(B)





FIG. 41(C)



The Tarth Ta

FIG. 41(D)




FIG. 41(E)






FIG. 41(F)





# TWO-BOARD CONFIGURATION DIRECT-NEIGHBOR AND ONE-HOP FPGA ARRAY – X TORUS, Y MESH






FIG. 44








FIG. 47

#### SIMULATION SERVER ARCHITECTURE




FIG. 48




FIG. 49

# JOB SWAPPER






FIG. 50



#### TIME-SHARED HARDWARE USAGE:






FIG. 53

Harry Harry Carly Thank Tours

Then then the

That is a street in the bank on the bank of the bank o





FIG. 54



Server

Client

FIG. 55




FIG. 56




FIG. 57





FIG. 58

# EVALFSM - EVALFINITE State Machine in



ď

The Party

100

iab

111

: ##

The state of the s

12

FIG. 59

# MEMORY READ DATA DOUBLE BUFFER




FIG. 60

# SIMULATION WRITEREAD CYCLE







FIG. 61





ii C


# Typical User Design of PCI Add-on Cards



The By


The trans or the trans of the transfer of the transfer of the transfer of the transfer of transfer of

# **Typical Hardware/Software Co-Verification**



: DUT (Device Under Test)


# Typical Co-Verification by Using Emulator




: running time at emulation speed

The rest of the target system is running at full speed.


# **SMULATION**



# CO-VERIFICATION WITHOUT EXTERNAL I/O




## CO-VERIOCATION WITH ENTERNAL I/O




**FIG. 69** 

## COTROL OF DATA CYCLE




**FIG. 70** 

#### CONTROL OF DATA-OUCYCLE




**FIG. 71** 

## CONTROL OF DATA-INTYCLE



**FIG. 72** 

## CONTROL OF DATA-OUT CYCLE



**FIG. 73** 







FIG. 74


### **SHIFT REGISTE**



## HOLD TIME ASSUMPTION FOR SHIFT REGISTER







### CLOCK GLITCH PROBLEM





FIG. 77(B)


## TIMING A JUSTMENT BY ADDING DELAY



(Prior Art)

**FIG. 78** 

## GLOBAL RETIMEG



#### Legend


Controlled by the global reference clock.

FSM and I/O registers for retiming control.

(Prior Art)

FIG. 79

### **TIGF LATCH**









FIG. 80(B)





## GLOBAL TRIGGER SIGNAL



the same of the sa

in the

# RCC System




FIG. 83




FIG. 84





FIG. 85

# TWO-ROW FPGA PER BOARD



The first that the fi

FIG. 86

## THREE-ROW FPGA PER BOARD




FIG. 87

# FOUR-ROV FPGA PER BOARD




FIG. 88

# INTERCONNECT FOR THREE-ROW PER BOARD

	I/O Signals	Odd Board	Even Board	Common Board
		Connector-Group Pin-position	Connector-Group Pin-position	Connector-Group Pin-position
	FPGA2_N	C1	S1	C1, S1
	FPGA2_NH	C2	S3	C2, S3
Tault Graß Tault	FPGA1_NH	C3	S2	C3, S2
<b>≖</b> F. ■	FPGA0_S	S4	C4	C4, S4
så	FPGA0_SH	S5	C6	C6, S5
1.00	FPGA1_SH	S6	C5	C5, S6




FIG. 90




FIG. 91




FIG. 92

## **Clock Specification**




FIG. 93

### Clock Generation Scheduler w/ Slices




FIG. 94

## Clock Generation Slice




FIG. 95

## Clock Generation Schedger and Slices




FIG. 96

3000

FIG. 97

